Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate

S. Billaudelle*1, Y. Stradmann†1, K. Schreiber†1, B. Cramer‡1, A. Baumbach*1, D. Dold‡1, J. Göltz*1, A. F. Kungl*1, T. C. Wunderlich*1, A. Hartel1, E. Müller1, O. Breitwieser1, C. Mauch1, M. Kleider1, A. Grüb1, D. Stöckel1, C. Pehele1, A. Heimbrecht‡1, P. Spilger1, G. Kiene1, V. Karasenko*2, W. Senn2, M. A. Petrovic‡1, J. Schemmel3 and K. Meier3

*Authors with equal contribution †Shared senior authorship ‡Deceased
1Kirchhoff-Institute for Physics, Heidelberg University
2Department of Physiology, University of Bern
3Berlin Institute of Health, Berlin / Charité-Universitätsmedizin, Berlin

Abstract—We present first experimental results on the novel BrainScaleS-2 neuromorphic architecture based on an analog neuro-synaptic core and augmented by embedded microprocessors for complex plasticity and experiment control. The high acceleration factor of 1000 compared to biological dynamics enables the execution of computationally expensive tasks, by allowing the fast emulation of long-duration experiments or rapid iteration over many consecutive trials. The flexibility of our architecture is demonstrated in a suite of five distinct experiments, which emphasize different aspects of the BrainScaleS-2 system.

I. INTRODUCTION

The unifying principle behind all neuromorphic architectures lies in their attempt to emulate certain structural and dynamical aspects of biological nervous systems in order to inherit some of their well-known functional and metabolic advantages over conventional silicon substrates. However, precisely what these aspects are remains a holy grail of computational neuroscience, and our best attempts at answering this question are still rather conjectural. This state of active exploration is reflected by the broad diversity of the current neuromorphic landscape [1].

Consequently, our approach to neuromorphic engineering is explicitly geared towards building systems that can serve as scientific tools for studying this question. By adhering to a restricted set of biologically inspired principles, we enable an efficient implementation in silicon with respect to both emulation speed and power consumption. Additionally, our proposed architecture emphasizes precision, scalability and, in particular, a substantial degree of flexibility. This relates not only to the wide-ranged configurability of neuro-synaptic parameters and connectivity, but most importantly to the ability of influencing our circuits during emulation, which goes significantly beyond synaptic plasticity, as outlined below.

In this manuscript, we describe the core principles underlying the BrainScaleS-2 architecture, followed by the emulation of a diverse set of spiking neural networks, which we have chosen to emphasize different aspects of the chip’s operation and capabilities, as well as different computational principles that we believe are relevant for biological information processing.

II. ARCHITECTURE

BrainScaleS-2 is a family of mixed-signal neuromorphic systems. It is centered around an analog neural network core implementing neuron and synapse circuits that behave similarly to their biological archetype (Fig. 1).

The neurons [2] feature leaky integrate-and-fire (LIF) dynamics with synaptic currents modeled as superpositions of spike-triggered exponential kernels. The membrane is connected by a programmable conductance to a reset potential for a finite refractory period as soon as it crosses a certain threshold. Additional mechanisms such as neuronal adaptation and exponential near-threshold dynamics [3] or dendritic interaction [4] enable the emulation of more complex structure and dynamics. All neurons are individually configurable via an on-chip analog parameter memory [5] and a set of digital control values.

V oltages and currents are scaled to utilize the available dynamic range – directly represented in the respective circuits and evolve in continuous time. Leveraging the intrinsic capacitances and conductances of the technology, time constants of neuron and synapse dynamics are rendered 1000 times smaller compared to typical values found in biology. This thousand-fold acceleration facilitates the execution of time-consuming tasks, such as performing high-dimensional parameter sweeps, the investigation of learning and metalearning, or statistical computations requiring large volumes of data [6], [7].

Each neuron is associated with a column of synapse circuits [8], which receive their inputs from the chip’s digital backend. The 6 bit synaptic weight is stored in local static random-access memory (SRAM). It further holds a 6 bit label, enabling synapses to filter afferent events tagged with their respective source address. Each synapse also implements an analog circuit for measuring pairwise correlations between pre- and post-synaptic spike events [8], enabling access to various forms of spike-timing-dependent plasticity (STDP). The analog correlation traces are accessible via column-parallel analog-to-digital converters (CADCs), which also allow the digitization of neuronal observables such as the membrane potential.

The versatility of the BrainScaleS-2 architecture is substantially augmented by the incorporation of freely programmable...
of both the applied learning rule and the emulated network dynamics is evidenced by the clear separation of first-spike times.

A particularly appealing feature of this implementation is its extreme communication sparsity, with only one input spike per input variable and at most one spike per emulated neuron before classification. After learning, the emulated network needed less than 10 μs to classify an image. This duration scales proportionally to the chosen synaptic and membrane time constants, which in our case were set to 5 μs. Taking into consideration relaxation times between patterns, our setup is able to handle a pattern throughput of at least 20 kHz, independently of emulated network size [11].

B. Sampling-based Bayesian computation

The Bayesian brain hypothesis [12] aspires to explain how the mammalian brain can operate in a probabilistic sea of sensory data. In [13], it was shown how networks of LIF neurons can learn to perform Bayesian inference through sampling on high-dimensional data distributions [14], [15].

In this quintessentially spike-based framework, neurons become stochastic due to background spiking input, thereby lending themselves to the representation of binary random variables: during post-spike refractoriness, a neuron is considered to be in the state \( z = 1 \), and \( z = 0 \) otherwise (Fig. 3A,B). With appropriate synaptic connections, the resulting network dynamics inherently generate a sequence of samples from the learned distribution. This enables the training of spiking networks to perform sampling-based Bayesian inference in arbitrary binary probability spaces, with applications to generative as well as discriminative problems [16], [17].

Contrastive Hebbian learning [18] was performed with the hardware in the loop, i.e., with updates being calculated on a host PC [17], [19]. Each training step was run for 100 ms of hardware time, corresponding to 100 s bio time and approximately 5000 samples.

Training was monitored using the Kullback-Leibler divergence between sampled and target distribution (Fig. 3C). After
training, the network reliably sampled from its target distribution and from associated conditional distributions (Bayesian inference, Fig. 3D). Compared to previous neuromorphic realizations of neural sampling with analog neurons [17], [20], the BrainScaleS-2 system allows unprecedented precision, while still enabling fast inference due to its thousandfold acceleration.

C. Reinforcement learning

Recent advances in reinforcement learning have enabled artificial systems to achieve unprecedented performance in board and computer games [21]. As a learning principle with clear roots in neurobiology, it is also of interest as a framework for neuromorphic agents to optimize their performance through repeated interaction with an environment.

Three-factor learning rules [22] can implement reinforcement learning in spiking neural networks using a global neuromodulator and local observables such as spike rates. As already shown in [23], the BrainScaleS-2 architecture supports the implementation of an R-STDP learning rule [22], [24] in a closed-loop setup contained fully on chip. Its application to a simplified version of the Pong video game is shown in Fig. 4A. The network dynamics were emulated by the neuromorphic substrate, while the embedded plasticity processor took on a dual role. First, it simulated the game dynamics, creating a host-independent setup. Second, it calculated the plasticity updates using the synaptically stored correlation traces according to

$$\Delta w_{ij} \propto \left(\bar{R} - \hat{R}\right) e_{ij},$$

where \(\bar{R}\) is the reward, \(\hat{R}\) its moving average and \(e_{ij}\) an STDP-like eligibility trace.

During training, the network learned to keep the ball close to the middle of the paddle (Fig. 4B). Implicitly, the experiment also demonstrates how learning can compensate fixed-pattern noise in the analog neuro-synaptic circuits (Fig. 4C): while the excitability of uncalibrated neurons varied significantly due to mismatch effects, synapses that would negatively impact correct tracking of the ball were systematically depressed to a subthreshold strength with respect to their postsynaptic neuron. Furthermore, this setup demonstrates the speed and power advantages of the BrainScaleS-2 architecture compared to software simulations, as shown in Fig. 4D/E.

D. Structural plasticity

Synaptic plasticity is well known to not only be limited to adjusting the strength of synapses; the connectome itself undergoes continuous change during the lifetime of an individual [25]–[27]. By constraining the number of expressed synapses to enforce a certain level of sparsity, the nervous system appears to manage its spatial and energetic budget [28]. Similar constraints apply to all physical information-processing systems, with neuromorphic ones being no exception. In particular, the synaptic fan-in of silicon neurons is often limited.

We implemented a synaptic update policy that incorporates structural plasticity, enabling neurons to dynamically select a set of suitable synapses out of a pool of potential connections, that optimizes performance for a chosen task while maintaining a sparse connectome [29]. The learning rule is composed of three parts: an STDP term that potentiates correlated connections, a homeostatic regularizer that limits post-synaptic firing rates and encourages synaptic competition, and a stochastic component that induces exploration. A pruning condition is executed periodically, removing synapses with a weight below a certain threshold and randomly reassigning them.

Structural plasticity is enabled by bundling \(k\) presynaptic sources and injecting them into a single synapse row (Fig. 5A): as each synapse can only gate one of these to its home neuron, pruning and reassigning of a synapse is simply implemented by changing its label. The reconfiguration is thereby fully local and, in particular, does not involve time-consuming sorting of routing tables or connectivity lists [30]. If bundles are disjoint, their size \(k\) also effectively sets the synaptic sparsity to \(1 - 1/k\).

We applied the above algorithm to a supervised learning task, where the network was trained to classify the Iris data set [31]. We randomly placed 48 receptor neurons on the two-dimensional feature plane spanned by petal width and length. The firing rate of a receptor was set to increase with its proximity to a presented data point. In three separate scenarios, the resulting \(n = 48\) input spike trains were injected...
into $m = 6, 12,$ and 24 synaptic rows, leading to three different levels of sparsity: each label neuron could only see $1/k = m/n = 12.5\%, 25.0\%,$ and $50.0\%$ of the receptors at each point in time, respectively. During training, teacher stimuli ensured that the correct label neurons were excited when an input belonging to their respective class was presented.

The emulated plasticity rule led to self-organized reconfiguration of their receptive fields (Fig. 5B), as the correlation between teacher signal and receptor proximity to the presented data drove the potentiation of associated synaptic weights. For higher degrees of enforced sparsity, convergence times were longer, as the search for relevant inputs in the feature space became statistically more challenging. Ultimately however, the learning rule enabled the network to achieve near-perfect classification in all three scenarios (Fig. 5C), demonstrating its ability to ensure a better utilization of synaptic resources without prior knowledge of the input data.

E. Insect navigation

Recent developments in biological imaging and data processing have facilitated unprecedented insight into numerous functional aspects of insect brains [32]–[34]. For example, it has been shown that a structure known as the central complex is involved in navigational behavior [35]. Based on physiological data from the bee’s central complex and following [36], we emulated a network for path integration (Fig. 6A) that reproduces bees’ ability to return to their nest’s location after exploring the environment for sources of food.

Each experiment started with a spread-out phase, in which a virtual insect performed a random walk starting from a certain origin. During this phase, the modeled network had no effect on the insect motion but was only provided with the sensory data of the absolute head orientation and the optical flow field of a left and right eye. In the second part of the experiment, the return phase, the insect’s motion was determined by the motor neurons, which were part of the network. The insect’s head orientation was encoded by four spike sources that each represented a cardinal direction similar to a compass. The optical flow field was similarly represented by two spike generators that fired with a rate proportional to the optical flow as derived from the left and right eye, respectively (FL and FR). Moreover, the two motor neurons (ML and MR) steered the insect by providing propulsion on the left or right hand side, similar to a tank drive.

While the model in [36] comprises 90 fire-rate-neurons with floating-point precision, the network on BrainScaleS-2 achieved about the same functional performance with only 18 neurons. Additionally, we implemented the short-term memory mechanism employed by the integrator neurons to store directional distance as a synaptic mechanism.

The total flight duration was set to 200 ms on the hardware, which corresponds to 200 s in biology. In that time, sensory information and steering signals were exchanged between body and brain every 100 $\mu$s. During the first 50 ms the insect performed a random outbound journey, after which it returned to the nest. Sample trajectories can be seen in Fig. 6B,C.

The average spike rate of all neurons and spike generators was 30 kHz (30 Hz bio), which is in good agreement with experimental data from drosophila [37] or locusts [38].

In this experiment, the PPU handled multiple tasks: the processing of synaptic modulations for the integrator neurons, the simulation of the environment, an emulation of all sensors including the corresponding spike stimuli, the translation of neuronal data into actions of motion, and the entire experiment control. Apart from the setup and readout phase, the experiment ran entirely self-contained on the BrainScaleS-2 system.

IV. DISCUSSION AND OUTLOOK

In a post-Moore era, neuromorphic circuits represent a promising venue for advancing the computational capabilities of silicon. This manuscript motivates how, by coupling the advantages of analog circuits with the flexibility of general-purpose digital computation and control, our BrainScaleS-2 architecture contributes to the research-oriented territory of the neuromorphic landscape. In our endeavor, we share a common goal with other promising architectures such as [39] and [40], which follow radically different design paradigms with advantages and drawbacks of their own.

A key aspect that we do not address above, but ultimately decides the value of such systems for computational neuroscience research, is their scalability. Following integration concepts first proposed in [41] and studied in, e.g., [19], [42], the BrainScaleS-2 architecture is explicitly designed to scale up to large, multi-chip systems. These will conserve the network-size-independent speedup and energy efficiency that we have addressed in our above experiments, thus providing access to spiking network studies that are otherwise prohibitive for simulation software running on conventional substrates.

ACKNOWLEDGEMENTS

We gratefully acknowledge funding from the European Union under grant agreements 604102, 720270, 785907 (HBP) and the Manfred Stärk Foundation.
REFERENCES


